



- ☞ L2: (1) (vector adj simd adj processor).ti.
- ☞ L3: (3955) inner adj product
- ☞ L4: (1) 3 and 2
- ☞ L5: (260) (inner adj product) SAME scalar
- ☞ L6: (203) (inner adj product) SAME scalar SAME vector
- ☞ L7: (41) (inner adj product) SAME scalar SAME vector SAME (sum summing)
- ☞ L8: (17) (inner adj product) SAME scalar SAME vector SAME single
- ☞ L10: (3) (inner adj product) SAME scalar SAME vector and SIMD
- ☞ L11: (308) (dot adj product) SAME scalar SAME vector
- ☞ L12: (1) (dot adj product) SAME scalar SAME vector and SIMD
- ☞ L14: (3) (inner adj product) SAME scalar SAME SIMD
- ☞ L15: (19) (inner adj product) SAME scalar SAME single
- ☞ L16: (5) (inner adj product) SAME sum SAME SIMD

Search List Browse

☐ Plurals☒ Highlight all hits OR by

BRS form IS&R form

	U	1	Document ID	Issue D	Page	Title	Current	Current R	Inventor	S
1	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6502089 B1	2002123 1	27	Generating restriction queries using tensor representations	707/2	707/3	Amundsen; Lance Christopher et al.	<input checked="" type="checkbox"/>
2	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 5218709 A	1993060 8	9	Special purpose parallel computer architecture for real-time control and	712/22	712/15	Fijany; Amir et al.	<input checked="" type="checkbox"/>

Hits Details HTML

Ready

NUM

